High resolution X-ray diffraction was used to measure the relaxation of strained silicon layers on 50% virtual substrates in the thickness range of 10 to 70 nm, many times the critical thickness of 4 nm. Relaxation was observed to reach only 2% at a thickness of 30 nm, this stability arising from dislocation pinning. Transmission electron microscope studies show relaxation occurs by the glide of pre-existing 60° dislocations which become dissociated into stacking faults. At 7 nm, the nucleation of 90° Shockley partial dislocations to form microtwins was observed, which increases relaxation to 14%. Annealing did not increase the relaxation of layers thinner than 30 nm, but in the 70 nm layer a significant increase in relaxation was observed due to the possible onset of the modified Frank-Read multiplication mechanism.
Improvements to the charge carrier transport properties of electronic devices have been achieved above that of bulk silicon with the use of tensile strained silicon layers [1] . SiGe virtual substrates are a very effective means of inducing a large degree of strain into silicon. However, high densities of 60° dislocations are formed during the growth of virtual substrates, the threading components of which are subsequently grown into the strained silicon layer. Threading dislocations lead to degraded device performance [2] , and can relax the strained silicon layer by gliding to form 60° misfit dislocations at the strained interface. The critical thickness for the relaxation of strained silicon on virtual substrates is therefore described by the Matthews and Blakeslee mechanical equilibrium theory [3] , which predicts an approximate value of 4nm for 50% virtual substrates. In the absence of significant levels of glide induced relaxation, 60° dislocation half-loop nucleation is predicted by the People and Bean critical thickness [4] at around 16 nm.
Previous work has shown that tensile strained silicon remains stable to relaxation up to many times the critical thickness on 20% virtual substrates when compared to the relaxation of compressively strained Si 0.8 Ge 0.2 on silicon substrates [5] . This investigation aims to determine whether this is the case for the higher strain of 50% virtual substrates, and which relaxation processes occur. Tensile strained silicon on 50% virtual substrates is greatly desired for the increased hole mobility provided on a global scale by the additional strain, which is not obtained with 20% virtual substrates [6] . However, in order to be acceptable to the electronics industry, such layers must be unperturbed by the presence of dislocations, relatively stable to relaxation and thick enough for device processing.
A 50% linearly graded virtual substrate design was chosen for this investigation, and grown using low pressure chemical vapour deposition with a Ge compositional grading rate of 10%μm -1 . A 2 μm final constant composition layer was added to ensure full relaxation. The threading dislocation density of the design was evaluated using a dilute Schimmel etchant [7] to be 4(±1)×10 . Atomic force microscopy (AFM) measurements determined the RMS and Z-range surface roughness to be 9.5 (±0.9) nm and 63 (±9) nm, respectively. Strained silicon layers were grown on these virtual substrates in the thickness range of 10 to 70 nm using silane at 700°C. The thickness of each layer was measured using cross-sectional transmission electron microscopy (XTEM).
Annealing a strained silicon layer on a virtual substrate causes Ge to diffuse up into the silicon, which effectively reduces its thickness [8] . To determine suitable annealing conditions over which to measure relaxation, the diffusion of Ge into a 35 nm layer of strained silicon was measured after heating samples for 1h over a range of temperatures of between 750°C and 950°C in a nitrogen ambient. Low energy secondary ion mass spectroscopy (SIMS) measurements were performed on each sample using a 500 eV beam of O 2 + ions at normal incidence, and compared to the as-grown diffusion profile (Fig 1) .
A negligible increase in the diffusion of Ge above that of the as-grown state is observed after annealing at 750°C and 850°C for 1 h, where the Ge composition falls to 1% within 4 nm of the misfit interface. Annealing at 900°C extends this range to 5 nm and at 950°C a Ge composition of 1% is found at 8 nm from the interface. An annealing temperature of 850°C for a duration of 1 h was therefore selected as the highest temperature conditions to study relaxation, for which the thickness of strained silicon was assumed to remain constant.
High resolution X-ray diffraction (HRXRD) was employed on each strained silicon layer to obtain reciprocal space maps around the (224) and (004) reflections. The relative positions of the constant composition layer peak of the virtual substrate, the strained silicon layer peak and the silicon substrate on both maps allow relaxation of the strained silicon layer to be determined whilst eliminating layer tilting effects [9] (Fig 2a) . Each strained silicon layer is thin in comparison to the underlying virtual substrate, and so the intensity of X-rays diffracted from them are much lower than from the other layers of the structure. Therefore, to resolve the strained silicon peaks in reciprocal space, scans were conducted over a minimum period of 18 h to increase the signal-to-noise ratio.
Warping of the diffraction planes in the strained silicon layers occurs due to surface roughness inherited from the virtual substrate and the presence of misfit dislocations [9] . This broadens the strained silicon peaks obtained by reciprocal space mapping, and is more pronounced in thicker layer which indicates a higher misfit dislocation content. In combination with the lower intensity of the strained silicon peaks, peak position determination is subject to uncertainties which give an effective error of approximately ±0.5% in the relaxation of the as-grown samples (Fig 2a) . Peak broadening becomes even more pronounced after annealing (Fig 2b) , which increases the relaxation measurement error to ±2% in thicker layers. Fig. 3 shows that the relaxation of strained silicon layers remains at around 1% as the layer thickness increases to up to 30 nm. Annealing at 850°C for 1 h has a negligibly effect on these layers. For a 70 nm strained layer, relaxation of the as-grown layer is measured to be 14%, and this increases significantly, to 37%, after annealing.
This observed level of relaxation for tensile strained silicon is much lower than that of compressively strained Si 0.5 Ge 0.5 of comparable thickness cited in other works: For example, a 50 nm thick layer of Si 0.5 Ge 0.5 grown at a lower temperature of 550°C was measured to be around 60% relaxed, which increased to 95% at 120 nm [10] . Similarly, a 45 nm thick layer of Si 0.41 Ge 0.59 was found to be 71% relaxed [11] . In both these cases, relaxation was observed to occur via a combination of the modified Frank-Read (MFR) multiplication mechanism [12] and surface roughening in the form of 3-dimensional island formation [13] .
XTEM studies were therefore employed to investigate relaxation processes in tensile strained silicon layers of increasing thickness. In the asgrown state and after annealing, dislocations at the misfit interface in layers thinner than 30 nm were observed using XTEM to take the form of either 60° dislocations or extended stacking faults (Fig 4) . An extended stacking fault is formed by the dissociation of a 60° dislocation into a pair of 90° and 30° Shockley partial dislocations [14] . The force, F d, acting on a dislocation in a strained layer is approximated by [3] 1 ·
where G is the bulk shear modulus of silicon, ș is the angle between the Burgers vector and the dislocation line direction, h is the strained layer thickness, and ȣ is the Poisson ratio of silicon. Both partial dislocations have Burgers vectors of equal magnitude, but the force acting on a 90° partial dislocation given by equation (1) will be greater than on a 30° partial dislocation. If the strain is tensile, the 90° partial dislocation leads in the dissociation, and the larger force it experiences can cause it to glide away from the 30° partial dislocation, to create a stacking fault.
For compressive strain, it is the 30° partial dislocation that leads in the dissociation, and so an extended stacking cannot be formed [15] . Extended stacking faults are formed through dislocation glide, and their observation in strained silicon layers thinner than 30 nm, together with the absence of nucleated dislocation structure, suggest these layers are relaxed by the glide of pre-existing threading dislocations from the virtual substrate.
As the as-grown layer thickness increases to 35 nm, dislocation nucleation is observed in the form of microtwins. A microtwin is initially formed by the surface nucleation of a 90° partial dislocation half-loop. This half-loop creates a surface step, which becomes a favourable site for the nucleation of other 90° partial dislocation halfloops on adjacent glide planes [16] .
The mutual repulsion between each partial dislocation (due to having equal Burgers vectors) results in a stack of 90° partial dislocations extending into the virtual substrate along a [111] direction. Microtwins are observable in the 35 nm layer, but with a significantly higher density in the 70 nm layer (Fig 5) . The increase in relaxation of the as-grown layers as their thickness approaches 70 nm is therefore likely to be attributable to the increased density of nucleated microtwins.
The presence of extended stacking faults and microtwins in strained silicon layers is problematic from the perspective of electronic device manufacture. It has been shown that a single extended stacking fault located in the channel region of a device induces current leakage in a similar fashion to a threading dislocation [17] .
After annealing for 1 h at 850°C, the number of nucleated microtwins observable in the 70nm layer does not significantly increase. However, 60° misfit dislocations are observed below the misfit interface (Fig 6) . This behaviour is possibly due the MFR mechanism, in which dislocations are injected into the substrate through multiplication events. The mechanism is assumed to be in its early stages, as few dislocations are observed in the substrate and the characteristic MFR shape associated with multiplication at a single misfit interface is also not observed [18] . It is suggested that this multiplication processes, rather than an increase in the density of microtwins or stacking faults, is responsible for the increase in relaxation in the 70nm strained silicon layer after annealing.
The limited level of relaxation observed in the as-grown layers when compared to the relaxation of Si 0.5 Ge 0.5 could be afforded by the presence of stacking faults and microtwins within the layers. Interactions between a gliding misfit dislocation and a stacking fault or microtwin could lead to dislocation pinning which inhibits glide and prevents the dislocation from contributing further to the relaxation process [19] . Fig. 7 shows a 35 nm strained silicon layer after defect etching, the dislocation features in which appear to be mutually pinned to form relatively short segments which rarely cross each other. Similar features were investigated for strained silicon layers of increasing thickness on 20% virtual substrates, the results of which showed that stacking fault pinning is responsible for impeding the glide of almost all dislocations in thicker layers [20] . As stacking faults and microtwins are both produced by tensile strain only, such impediments will not occur during the relaxation of strained Si 0.5 Ge 0.5 layers on silicon substrates, allowing them to relax to a higher degree.
The thin (i.e. < 10 nm) strained Si layers with their high levels of strain may be applicable in advanced strained SOI CMOS technologies, but an appraisal of any detrimental influences of the partial dislocations and the stacking faults that they bound will be needed. Improved virtual substrate quality is likely to bring beneficial effects in this regard.
In conclusion, the relaxation behaviour of tensile strained silicon on virtual substrates many times the critical thickness has been shown to be lower than that of compressively strained Si 0.5 Ge 0.5 on silicon substrates, even after high temperature annealing. Relaxation is induced by glide of 60° dislocations and the formation of stacking faults up to a layer thickness of around 35 nm where dislocation nucleation in the form of microtwins occurs. Increased numbers of nucleated microtwins are responsible for the higher level of relaxation in as-grown layers up to 70 nm. Annealing increases relaxation at a layer thickness of 70 nm by, what appears to be, the early stages of the MFR multiplication process. The presence of large numbers of stacking faults and microtwins in the thickest layers may lead to dislocation glide impediment, which confers strained silicon with additional stability, and limits the level of relaxation.
